GATEWAY TO A LUCRATIVE CAREER IN SEMICONDUCTOR INDUSTRY



VEDA IIT OFFERS

Knowledge-intensive and Industry-oriented

TRAINING AND INTERNSHIP IN

VLSI PHYSICAL VERIFICATION / LAYOUT DESIGN

For Polytechnic Diploma Students

Up to 6 months of Internship with stipend after successful completion of 6 months Training*

leading to sponsorship and employment by the Participating Companies*

*Meritorious students can avail scholarships during 6 months of training from 'The VEDA Educational Society'.
#Subject to their terms and conditions

COMMON ENTRANCE TEST

Main Test(Offline): 26th October, 2025

Duration: 3 Hours

Exam Center: Hyderabad/Guntur

Last Date: 21st October, 2025

Syllabus: Visit www.vedaiit.org

Apply online at www.vedaiit.org

Registration fee: Rs. 300/-

ELIGIBILITY & ADMISSION

- Polytechnic Diploma in Electrical/Electronics/VLSI/ Microelectronics/Instrumentation/Communication Note: Limited coupon codes for registration fee waiver will be provided to TPO/HODs upon request to hr@vedaiit.org provided their final year second semester students can join the full-time program commencing in last week of November / first week of December 2025
- Admission: Based on performance in the entrance tests and interview

ABOUT VEDA IIT

- Expert faculty and experienced engineers from reputed VLSI Design Houses/Institutes
- Exposure to proven design methodologies at cutting edge technologies and projects
- Well-equipped infrastructure with high-end state-of-the-art computing facilities
- Outstanding placement track record in leading technology companies since inception
- Partnership with global leaders of technology

- Innovative Teaching-Company model with Industry and University participation first of its kind
- Listed among top five institutes in VLSI Engineering by Times of India
- Pioneered in incubating many successful design teams/companies
- Lead organizers of International VLSI Conferences -VLSI 2006, 2008, 2012 & 2017
- Holistic education covering various aspects of VLSI and System Design

Hands-on Experience with best-in-class tools covering the entire ASIC design flow from world class EDA Vendors

cādence™

SIEMENS

Synopsys^{*}



VEDA IIT, A Unit of The VEDA Educational Society

Regd. No. 410/2014 | ► hr@vedaiit.org

2nd Floor, AYDIV IT Park, Puppalaguda, Rangareddy 500032, Telangana

