

GATEWAY TO A LUCRATIVE CAREER IN SEMICONDUCTOR INDUSTRY



VEDA IIT OFFERS

Knowledge-intensive and Industry-oriented TRAINING AND INTERNSHIP IN

VLSI Digital Engineering

(RTL / DV / Implementation / DFT / Physical Design)

VLSI Analog Engineering

(Analog / IO / Std.Cell / Memory / Package Design, IP Build & Validation, Circuit / Package Layout)

Embedded System Design

(Embedded SW Development / Testing, Application SW Development)

Applied AI Engineering

(Machine learning & computer vision, Full stack Application SW)

Up to 6 months of Internship with stipend after successful completion of 6 months Training leading to sponsorship and employment by the Participating Companies[#]

#Subject to their terms and conditions

COMMON ENTRANCE TEST

Main Test(Offline): 2nd & 3rd May, 2026* (Tentative Dates)

Duration: 3 Hours

Exam Center: Hyderabad, Guntur (for Women)

Syllabus: Visit www.vedaiit.org

Apply online at www.vedaiit.org

Last Date: 28th April, 2026

Registration fee: Rs. 500/-

* Exact time, date & venue of test will be intimated in the hall ticket

ELIGIBILITY & ADMISSION

- B.Tech./M.Tech. in Electronics/VLSI/ Microelectronics /Electrical/Instrumentation/Computer Science

Note: Limited coupon codes for registration fee waiver will be provided to TPO/HODs upon request to hr@vedaiit.org provided their final year second semester students can join the full-time program commencing in first week of June 2026

- Admission: Based on performance in the entrance test and interview

ABOUT VEDA IIT

- Expert faculty and experienced engineers from reputed VLSI Design Houses/Institutes
- Exposure to proven design methodologies in cutting edge technologies and projects
- Well-equipped infrastructure with high-end state-of-the-art computing facilities
- Outstanding placement track record in leading technology companies since inception
- Partnership with global leaders of technology
- Innovative Teaching-Company model with Industry and University participation - first of its kind
- Listed among top five institutes in VLSI Engineering by Times of India
- Pioneered in incubating many successful design teams/companies
- Lead organizers of International VLSI Conferences - VLSI 2006, 2008, 2012 & 2017
- Holistic education covering various aspects of VLSI and System Design

Hands-on Experience with best-in-class tools covering the entire ASIC design flow from world class EDA Vendors

cādence™

SIEMENS

SYNOPSYS®



VEDA IIT, A Unit of The VEDA Educational Society

Regd. No. 410/2014 | ✉ hr@vedaiit.org

2nd Floor, AYDIV IT Park, Puppalaguda, Hyderabad 500032, Telangana

☎ 040 - 43929999 | 📠 +91 9989928276 | 📠 +91 8328535061

