

# Engineer Trainees Recruitment in Core VLSI Engineering Domain at SoCtronics Technologies Pvt Ltd Coordinated and Conducted by VEDA IIT Job Requirement Form

<b>Company Name:</b>	SoCtronics Technologies Pvt Ltd <a href="http://www.soctrronics.com">www.soctrronics.com</a> , A member of VEDA IIT consortium <a href="http://www.vedaiit.org">www.vedaiit.org</a>
<b>Address:</b>	<b>VEDA IIT</b> <u>Telangana</u> : 2nd Floor, AYDIV IT Park, Puppalaguda, Rangareddy 500 032 <u>Andhra Pradesh</u> : Vidyanagar, 1st Lane & 1st Cross, Guntur 522 007
<b>Recruitment Drive for:</b>	Engineering candidates in Electronics/ Electrical/ Communications/ IE/ Instrumentation or M.Sc. in Electronics
<b>Percentage Cut-off:</b>	70% marks or equivalent for campus students who are currently pursuing final year B.Tech/BE or M. Sc. from eligible branches  65% marks or equivalent for passed out students
<b>Salary package:</b>	<b><u>CTC for VLSI – LD, LI, LV, PD, PV</u></b>  ₹4 to 4.6 Lakhs in 1 <sup>st</sup> year after successful completion of sponsored training at VEDA IIT and based on performance in the training
<b>Job Location:</b>	Hyderabad/ Guntur/Noida
<b>Terms &amp; Conditions:</b>	The selected candidate shall agree to work for the company for a minimum period of 3 years after joining as an Engineer Trainee (commitment period) by submitting a security agreement with a commitment amount of ₹5 Lakhs by way of legally valid instruments
<p><b>Job titles and Job Description:</b> Engineer Trainee in the 1<sup>st</sup> year and Engineer in the 2<sup>nd</sup> year</p> <p><b>VLSI Logic Design (LD):</b> Logic Design is the front-end activity of a chip design that involves the essentials of digital design, Verilog behavioral &amp; RTL design</p> <p><b>VLSI Logic Implementation(LI):</b> Logic Implementation involves synthesis and DFT where synthesis transforms RTL design into a gate-level netlist and DFT is an innovative design technology to enable automated testing of the chip</p> <p><b>VLSI Logic Verification(LV):</b> Logic Verification is to develop the tests and verify the correct behavior of a given design against its specification through simulations</p> <p><b>VLSI Physical Design (PD):</b> Physical design is a process of converting logical connectivity of cells (netlist) into physical connectivity (manufacturable layout) meeting power, performance, and area requirements. All design components are instantiated with their geometric shapes and have appropriate routing connections in metal layers. This involves Physical Placement &amp; Routing, Functional Equivalence, and Timing Closure</p> <p><b>VLSI Physical Verification (PV):</b> Physical verification is a process of verification of correct electrical and logical functionality of physical design vs logic design, manufacturability, and yield using EDA tools before the design is taped-out for semiconductor fabrication.</p>	